

+7 915 448 94 30

@lvan_u51

github.com/lIvA

abriutin.id@phystech.edu

ABRIUTIN IVAN

Computer Engineer

ABOUT ME








I am a second-year MIPT student learning computer science. Have a special interest in software architecture, hardware microarchitecture.

EDUCATION





MIPT School of Applied Mathematics and Informatics (Bachelor)
GPA : 8/10

2024 - Present

HARD SKILLS

- System Verilog 
- Computer architecture 
- C 
- Algorithms and data structures 
- C++ 
- Python 
- Compilation theory, LLVM 

SOFT SKILLS

- Hard-working 
- Stress management 
- Creativity 
- Collaboration 
- Proactivity 

LANGUAGES

- English (Upper intermediate)
- Russian (Native)

FAVORITE BOOKS

- Digital Design (Harris-Harris)
- CA: A Quantitative Approach (Hennessy-Patterson)
- The NVIDIA Way (T. Kim)
- The 7 Habits of Highly Effective People (S. Covey)

EXPERIENCE

Assembly/C/C++ course (Dedinsky I. R.)

2024 - Present

GPA : 8/10

Main projects:

- [Language](#) C-style language based on my own [ISA](#).
- [Hash Table](#) Hash table perf optimization research work.
- [Mandelbrot set](#) SIMD mandelbrot set optimizations.
- [Mini Blender](#) 3D editor based on co-developed GUI architecture.
- [LLVM_pass](#) LLVM instrumentation pass for flow/data graph building.

Tools:

- C, C++, nasmx86-64
- Bash, Python, Make
- Graphviz, GTK, GLIB, SDL
- Git, TeX
- Radare2
- Profiling, Godbolt

Baikal internship (AI department)

2024 summer

Working on the test generators and compilers team. Developing the PTX test generator, fixing bugs in the LLVM-based PTX → SAAS compiler for the BE-AI100 chip.

Tools:

- CUDA, PTX, SASS, LLVM

C++ course (Vladimirov K.I.)

2025 - Present

GPA : 8/10

Main team projects:

- [ParaCL](#) C-style compiler. Developing bison/flex frontend MVP.
- [BitonicSort](#) OpenCL bitonic sort. Worked on algorithm research.

MIPT SoC Lab

2026 - Present

Studying RTL design, computer architecture, Altera FPGA Programming.

Tools:

- Quartus, Iverilogator

RISCV&TestGen course

2026 - Present

Main projects

- [RV32I simulator](#) Functional simulator for RV32I

Generation project participant

2024 - Present

Mentor:

- Marey A.A. (alpha bank ex-CEO)

SCHOOL

Preduniversariy MAI

2021-2024

Main projects:

- [Interpreter](#)

Extra courses

- Yandex algo (Parallel B)
- Tinkoff generation (Parallel C)

Informatics Olympiads

- MOS, Lomonosov, Rosatom (prize winner 2024)